PATENT NUMBER and ISSUE DATE

## U.S. **UTILITY** Patent Application

2	<u> </u>								_
	APPL NUM	FILING DATE	1	SUBCLASS	GAU	<u> </u>	EXAMINER		Ī
	10083411	02/27/2002	716	13	2825		00		ľ
ļ	**APPLICANTS: Stenberg Robert; Pavisic Ivan;								
ı	constraint, and the state of th								
l									
	:	•						İ	
ı									İ
	·								l
	**CONTINUING	G DATA VERIFIED	):						
İi	ĺ							Ü	l
П									
Ш									.
Н									
۱									
Ц	1							ĺ	!
									'
i								-	٠
								ii.	
	** *******	00110170110110							1
	** FOREIGN A	PPLICATIONS VE	RIFIED:						
ľ	BO BUB BO ::	o <del>z</del> Busuau 🗍			_ 🗀	والبادات			
-		OT PUBLISH 🖵		RESCIN	D	IA TT	DAILEY BOOKET NO		Į
	Foreign priority clair 35 USC 119 conditi		□ yes □ yes			ATT	ORNEY DOCKET NO	}	
		vledged Examiners's int		10		01-9	26 72242 (6653)		ļ
F	ITLE : System	and method for ide	ntifying a	nd eliminating	bottlene	ecks in	integrated circuit des	igns	l
L						U,S.D	EPT. OF COMM./PAT.& TM-PTO-43	6L(Rev. 12-94)	
-									-

NOTICE OF ALL	OWANCE MAILED		CLAIMS ALLOWED				
		THUAN -DO Assistant Examiner			Print Claim for O.G		
ISSUE FEE			DRAWING				
Amount Due	Date Paid		Sheets Drwg.	Figs.Drwg.	Print Fig.		
		Primary Examiner	Application Examiner				
TER	RMINAL	PREPARED FOR ISSUE					
	DISCLAMER	WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					
		FILED WITH: DISK	(CRF) (Attached I	n pocket on rig	CD-ROM ht inside flap)		